# Addressing the Challenges of Heterogeneous Computing in NAMD

David J. Hardy Senior Research Programmer

Theoretical and Computational Biophysics Group Beckman Institute for Advanced Science and Technology University of Illinois at Urbana-Champaign

> Charm++ Workshop October 18-19, 2021

# NAMD: Nanoscale Molecular Dynamics

https://www.ks.uiuc.edu/Research/namd/ Phillips, et al. *J. Chem. Phys.* 153, 044130 (2020)

- Parallel molecular dynamics application written in C++ with Charm++ objects
- Runs on all major operating systems, on laptops up through supercomputers
- Specializes in parallel scaling of large biomolecular simulations
- Many advanced features:
  - Enhanced sampling methods
  - Alchemical free energy methods
  - Collective variables module (Colvars)
  - TCL and Python scripting
- Over 25,000 registered users
- Over 15,000 citations of our NAMD reference papers (Google Scholar)

NIH National Institutes of Health



Investigations of coronavirus (SARS-CoV-2) spike dynamics. Credit: Tianle Chen, Karan Kapoor, Emad Tajkhorshid (UIUC). Simulations with NAMD, movie created with VMD.



# **Molecular Dynamics Simulation**

•

$$m_{i} \frac{d^{2} \vec{r_{i}}}{dt^{2}} = \vec{F_{i}} = -\vec{\nabla} U(\vec{R}) \quad \longleftarrow \quad U(\vec{R}) =$$

### most of the computational work $\longrightarrow$



Most fundamentally, integrate Newton's equations of motion:

integrate for up to billions of time steps





## Parallelism for MD Simulation Limited to Each Timestep

### **Computational workflow of MD:**









# Hybrid Decomposition of Data and Work

Kale et al., *J. Comp. Phys.* 151:283-312, 1999

- Atoms are decomposed into fixed volume *patches* within the system
- Forces that move atoms are calculated in parallel at each step between adjacent patches
- Work decomposition into *compute objects* creates much greater amount of parallelization, facilitates measurementbased load balancing with Charm++
- Migrate atoms to adjacent patches, updating domain decomposition after every *cycle* (e.g. 20 steps)



### **Spatial decomposition of** atoms into patches



Work decomposition of patch interactions





## NAMD Decomposes Force Terms into Fine-Grained Objects for Scalability



National Institutes of Health

### **Offload forces to GPU**







# **NAMD Scaling on CPUs and GPUs**





## NAMD Simulating SARS-CoV-2 on Frontera and Summit

Collaboration with Amaro Lab at UCSD, images rendered by VMD Winner of Gordon Bell Special Prize at SC20, project involved overall 1.13 Zettaflops of NAMD simulation (A) Virion, (B) Spike, (C) Glycan shield conformations **Scaling performance:** 



Casalino, et al. IJHPCA, 2021 https://doi.org/10.1177%2F10943420211006452



## **Original GPU-Offload Scheme** Partition work between CPU and GPU Showing approximate percentage of total work per step: Short-range non-bonded forces (90%) Long-range PME electrostatics (5%) force calculation on GPUs **Bonded forces (2%) Corrections for excluded interactions (2%)**

### update coordinates on CPUs



- Integrator, rigid bond constraints (1%) Enhanced sampling methods: additional forces, grid potentials, collective variables



## **Original GPU-Offload Scheme** Good enough until Pascal (2016)

- GPUs weren't that fast back then
- Profiling shows GPUs are fully occupied by forces - no idle time
- Streaming forces allows overlap of CPU and GPU computation













### **Original GPU-Offload Scheme** Benchmarking on newer GPUs revealed problems

### Hardware has ~70% perf improvement!

### Peak Performance in TFLOPS





### **NAMD** (in 2018) less than 20% perf improvement!

ns/day 60 53.8 46.4 40 20 ApoA1 92k atoms 0 **GPU-offload** Pascal (P100) Volta (V100)

#### Simulation details:

NVE, CHARMM force field, cutoff distance 12Å MTS with 2fs time step and 4fs PME, rigid bond constraints. https://www.ks.uiuc.edu/Research/namd/benchmarks/







## **Original GPU-Offload Scheme** CPU-bound on Volta and beyond

- GPUs became **much** faster!
- Attempt to overlap CPU and GPU causes performance bottleneck
- Unable to fully utilize GPU



Profile using **Nsight Systems** with NVTX tags to trace execution of CPU kernels:

landed as	فاحتمامه	la da da da		in battle	
	Integrat	tion Integra	ition		
L					
	 Forces	Forces			





### **Original GPU-Offload Scheme** Performance limitations on modern GPUs

- Offloading force calculation is not enough!
- Overall utilization of modern GPUs is limited by remaining CPU work
- We want better GPU performance
  - Strong scaling of small- to medium-sized systems is not well served by traditional supercomputers
  - Majority of MD users run system sizes < 1M atoms that are suitable for a single GPU</p>
- Must transition from GPU-offload to GPU-resident!



nal Institutes

of Health



### **New GPU-Resident Scheme** Move integrator to GPU and maintain data between time steps





nal Institutes of Health



### New GPU-Resident Scheme Profiling shows new scheme fully utilizes GPU, no more CPU bottleneck





### Before (GPU-offload):

### After (GPU-resident):







### New GPU-Resident Scheme Performance for constant energy (NVE) simulation on single GPU 100 ns/day



https://www.ks.uiuc.edu/Research/namd/benchmarks/

National Institutes of Health



### New GPU-Resident Scheme Aggregate throughput for constant energy (NVE) simulation on GPU-dense hardware ns/day

4,000 ApoA1 92k atoms 3,000 2,000

#### DGX-2 running 16 replicas, 1,000 one for each NVIDIA V100

#### **Simulation details:**

CHARMM force field uses cutoff distance 12Å, AMBER force field uses cutoff distance 8Å, MTS with 2fs time step and 4fs PME, rigid bond constraints. Performance tuning parameter "margin" set to 4Å. https://www.ks.uiuc.edu/Research/namd/benchmarks/





**GPU-offload** 

0

**GPU-resident** 



## Goal: Support GPU-Dense Architectures Scaling a single simulation across multiple GPUs

- Extend GPU-resident implementation for many interconnected GPUs on a single-node
- Upcoming leadership class supercomputers will also have many GPUs per node



National Institutes of Health





### Adapting NAMD's Scalability to GPU-Resident Version Apply similar decomposition of data and work among GPUs

- Each CPU thread binds to a particular GPU
- Aggregate compute and patch data per thread to launch integration and force kernels
- Maintain a single thread per GPU to make things easier

nal Institutes

of Health

 Exploit tightly coupled (peered) GPUs (NVLink, PCIe, ...)





### Adapting NAMD's Scalability to GPU-Resident Version Some communication required: multicasts and reductions

- GPUs need to communicate information among themselves during simulation
- Update atom positions in each patch during integration
- Perform **position multicast** to compute objects
- Compute new forces
- Perform force reduction back to patches







### Adapting NAMD's Scalability to GPU-Resident Version Rapid prototyping using NCCL for collectives

- The multicast and reduction operations can be expressed as ALLREDUCE primitives
- Use NCCL (NVIDIA Collective and Communications Library) to get it working quickly
- NCCL also abstracts the underlying GPU topology, while still achieving high bandwidth
- However, using ALLREDUCE results in wasted communication
  - Too hard to use scatter/gather because our data lacks regularity
  - Better performance expected if we do our own communication





1 GPU multi-GPU, multi-node





## Multi-GPU Scaling on DGX-2 Using NCCL for communication collectives

9.7

7.6

0









#### Simulation details:

NVE, CHARMM force field, cutoff distance 12Å, MTS with 2fs time step and 4fs PME, rigid bond constraints. Performance tuning parameter "margin" set to 4Å. <u>https://www.ks.uiuc.edu/Research/namd/benchmarks/</u>



### ns/day





## Multi-GPU Scaling on DGX-2 How to improve scalability on large GPU counts?

stmv_prof.qdrep ×		Earce Deduction	Internation Desition Multices
📑 Timeline View 🔹		Force Reduction	integration Position Multicas
67s = ns	+650.8ms +651ms +651.2ms	+651.4ms +651.6ms +651.8ms +652r	652.2ms -652.4ms +652.6ms +652.8ms
<ul> <li>CPU (96)</li> </ul>			
▼ CUDA HW (Tesla V100-SXM3-3			
<ul> <li>[All Streams]</li> </ul>	Memset cum	ncclAllReduceRingLLKernel_sum_f64	
▶ 95.6% Stream 192	cum	ncclAllReduceRingLLKernel_sum_f64	
3 streams hidden 💻 🛨			
<ul> <li>CUDA HW (Tesla V100-SXM3-3</li> </ul>			
<ul> <li>[All Streams]</li> </ul>	Memset ccum	ncclAllReduceRingLLKernel_sum_f64	
▶ 94.6% Stream 199	ccum]	ncclAllReduceRingLLKernel_sum_f64	ncclAllReduceRingLLKernel_sum_f64 se
3 streams hidden 💻 🛨			
<ul> <li>CUDA HW (Tesla V100-SXM3-3</li> </ul>			
[All Streams]	Memset ccum	ncclAllReduceRingLLKernel_sum_f64	Mv. ncclAllReduceRingLLKernel_sum_f64 s
<ul> <li>93.7% Stream 198</li> </ul>	ccum]	ncclAllReduceRingLLKernel_sum_f64	
2 streams hidden 💻 🛨			
<ul> <li>CUDA HW (Tesla V100-SXM3-3</li> </ul>			
<ul> <li>[All Streams]</li> </ul>	Memset ccum	ncclAllReduceRingLLKernel_sum_f64	
<ul> <li>93.9% Stream 196</li> </ul>	ccum	ncclAllReduceRingLLKernel_sum_f64	
2 streams hidden 💻 🛨			
<ul> <li>CUDA HW (Tesla V100-SXM3-3</li> </ul>			
<ul> <li>[All Streams]</li> </ul>	Memset ccum	ncclAllReduceRingLLKernel_sum_f64	
▶ 93.8% Stream 195	ccum)	ncclAllReduceRingLLKernel_sum_f64	
2 streams hidden 💻 🛨			
<ul> <li>CUDA HW (Tesla V100-SXM3-3</li> </ul>			
[All Streams]	Memset ccum	ncclAllReduceRingLLKernel_sum_f64	J M V. ncclAllReduceRingLLKernel_sum_f64 s
▶ 93.8% Stream 194	ccum)	ncclAllReduceRingLLKernel_sum_f64	
2 streams hidden 🗕 🕂			
CUDA HW (Tesla V100-SXM3-3			

### NCCL's ALLREDUCE accounts for 40% of GPU kernel execution time on 8 GPUS!





## Multi-GPU Scaling on DGX-2 Replacing NCCL: Point-to-point force sum reductions

- Force sum reductions take longer than position multicasts
- Need to replace them with a specialized kernel for our problem, since not all values need to be reduced!
- Use CUDA peer-to-peer functionalities for better performance

nal Institutes

of Health

accum	
accum	
and the second sec	
(any mark)	
(accum)	
accum	
and the second	
laccum	
Jaccumin	
accum	
faccumf	
·	
(accum)	
[accum]	
accum]	
[accum]	
accum)	



ncclAllReduceRingLLKernel_sum_f64	S	ncclAllReduceRingLLKernel_sum_f
ncclAllReduceRingLLKernel_sum_f64		ncclAllReducePingLLKernel sum f
		The and a second s
ncclAllReduceRingLLKernel_sum_f64		ncclAllReduceRingLLKernel_sum_
ncclAllReduceRingLLKernel sum f64		ncclAllReduceRingLLKernel sum
ncclAllReduceRingLLKernel_sum_f64		ncclAllReduceRingLLKernel_sum
ncclAllReduceRingLLKernel_sum_f64		ncclAllReduceRingLLKernel_sum
ncclAllReduceRingLLKernel_sum_f64		ncclAllReduceRingLLKernel_sum_
ncclAllReduceRingLLKernel_sum_f64		ncclAllReduceRingLLKernel_sum_
ncclAllBeduceBingLLKernel_sum_f64		ncclAllBeduceBingLLKernel_sum_
incomined deer ingeekennel_bani_io+		heelAinteddeettingEEtterner_sam_
ncclAllReduceRingLLKernel_sum_f64		ncclAllReduceRingLLKernel_sum_
ncclAllReduceRingLLKernel_sum_f64		ncclAllReduceRingLLKernel_sum
ncclAllReduceRingLLKernel_sum_f64		ncclAllReduceRingLLKernel_sum
	-	





## Multi-GPU Scaling on DGX-2 Replacing NCCL: Point-to-point position multicasts

- Same logic as before: Replace ALLREDUCE with a specialized kernel
- Each GPU fills its positions by accessing its peers' memories (better performance with NVLINK)
- Retrieve only those positions owned by that GPU for better scaling





nal Institutes

	1	1	n r		T	
ncclAllReduceRingLLKernel_sum_f64	))	.] s	))			ncclAllReduceRingLLKernel_sum_f64
n a l All Da du ca Dùn e L Marmal, auna 164		Ĭ.c.				n a stall Daduce Diant L Kernel, sum fü
ncciAlikeducekingLLkernei_sum_164		.[ 5	تا تتا ل		·	nccialikeducekingLLkernei_sum_f64
	1.1	1	1		1	
ncclAllReduceRingLLKernel_sum_f64					v	ncclAllReduceRingLLKernel sum f
		$\sim$				
ncclAllReduceRingLLKernel_sum_f64	)	))			v	ncclAllReduceRingLLKernel_sum_f
n a la li Da du ca Di anti i Kanna la cuna 1614						n ad All Daduce Din at UKamada ayar ƙ
ncciAliReduceRingLLKernei_sum_164		اسار	M	Ŀ	v	ncciAliReduceRingLLKernel_sum_t
ncclAllReduceRingLLKernel_sum_f64		))	M	١.	v	ncclAllReduceRingLLKernel_sum_f
		<u> </u>		~		
	11	1 [	11			
ncclAllReduceRingLLKernel_sum_f64	)					ncclAllReduceRingLLKernel_sum_f6
neclAllPaducoPingLLKorpol_sum_f64						neclAllPoducoPingLLKorpol.cum_f6
IncolaireduceringElkemer_sum_164		ات	بالتالك		····]	IncolaineducekingEtkernei_suni_ro
	1 • •	1	11		l	
ncclAllReduceRingLLKernel_sum_f64	)		)		)	ncclAllReduceRingLLKernel_sum_f6
ncclAllReduceRingLLKernel_sum_f64	]			•		ncclAllReduceRingLLKernel_sum_f6
	1				T T	
ncclAllReduceRingLLKernel_sum_f64			M	br		ncclAllReduceRingLLKernel_sum
neekindedeekingeekennel_bann_to+						neakineadeeningzzkernei_sani_
ncclAllReduceRingLLKernel_sum_f64	)		M		V	ncclAllReduceRingLLKernel_sum_
		1				

	se
	_
	se
	1
1	Ise
*	
1	lse
•	
4	15
4	5
4	15
-	
1	
ł	_ <u></u>
1	Is.
r	
	150
	Jse
	Ise
	_ <u></u>
- 4	
04	S
5.4	1
/+	
	_



## Multi-GPU Scaling on DGX-2 Overcoming CPU thread synchronization latency with spinlock barrier







https://www.ks.uiuc.edu/Research/namd/benchmarks/





# Multi-GPU Scaling on DGX-A100



lational Institutes of Health

## **Future Improvements to GPU-Resident** Overcoming scaling bottleneck from PME long-range electrostatics

- PME (particle-mesh Ewald) requires calculating FFT
  - 3D FFTs for PME are too small to parallelize effectively with cuFFT
  - Too much latency is introduced with slab or pencil decomposition
- Assign PME to a single device
  - But over assignment can cause load imbalance

nal Institutes

of Health

- CPU (96)
- CUDA HW (Tesla V100-SXM3-3
- CUDA HW (Tesla V100-SXM3-)
- CUDA HW (Tesla V100-SXM3-3
- CUDA HW (Tesla V100-SXM3-3
- CUDA HW (Tesla V100-SXM3-)
- CUDA HW (Tesla V100-SXM3-)
- CUDA HW (Tesla V100-SXM3-
- CUDA HW (Tesla V100-SXM3-)
- CUDA HW (Tesla V100-SXM3-3)
- CUDA HW (Tesla V100-SXM3-
- CUDA HW (Tesla V100-SXM3-3)
- CUDA HW (Tesla V100-SXM3-3
- Threads (38)



## **Future Improvements to GPU-Resident** Replacing PME with better scaling MSM algorithm

- MSM (multilevel summation method) provides a better scaling alternative to PME
- Hierarchical grid calculation offers tree-like work decomposition, similar in structure to FMM (fast multipole method)
- Localized 3D convolutions involving nearest neighbor communication are well suited to **GPU** computation
- Coarsest level grid has 3D FFT, but it can be made as small as desired





Hardy, Stone, Schulten. J. Paral. Comp. (2009) Hardy, Wu, et al. J. Chem. Theory Comput. (2015) Hardy, Wolff, et al. J. Chem. Phys. (2016) Kaya, Hardy, Skeel. J. Chem. Phys. (2021)



## **Future Improvements to GPU-Resident** Offload domain decomposition (atom migration) to GPU

- Domain decomposition (atom migration) presently poses a large CPU bottleneck, mitigated by:
  - Increasing patch margin
  - Performing only when necessary
- Bypass CPU thread synchronization and data buffering
- Multi-GPU implementation will require additional communication
- Restructure fundamental data structures for fast recalculation of force auxiliary arrays





### **Profiling on single GPU**

Time for atom migration is equal to 48 MD steps NAMD's default is 20 steps per migration



# Future Improvements to GPU-Resident Multi-node scaling

- Minimize multi-node communication latency between GPU-resident NAMD processes running on different nodes
- Exploit Infiniband-connected DGX-like nodes using RDMA hardware acceleration
  - Use fabric-based (switch, NIC) collective operations and reductions to avoid host CPU involvement
- Ultimately, Charm++ will be needed for large scale runs
  - Use GPU-direct communication
  - Load balancing needs to understand GPU workloads







# Challenge: Support for New GPUs

- AMD GPU support (Josh Vermaas, Julio Maia)
  - Use Hipify to translate CUDA to HIP, no need for direct HIP implementation
  - Few additional tweaks required:
    - ► HIP wavefront size 64 vs CUDA warp size 32
    - Need some macro definitions in extra header file
    - Workaround for texture memory interpolation
  - GPU-offload already available, Julio is developing GPU-resident
- Intel GPU support (Tareq Malas, Jaemin Choi)
  - DPC++ is significantly different from CUDA, requires its own implementation
  - Assisted by a conversion tool
  - Significant modifications required after conversion
  - Recently have working force kernels for GPU-offload





# **Challenge: GPU-Resident Feature Support**

- Essential standard integration methods supported
  - (Langevin piston)
  - Multiple time stepping
  - Rigid bond constraints
- Some advanced features already supported
  - Alchemical free energy methods FEP and TI (Haochuan Chen, Julio Maia) Chen, et al. J. Chem. Inf. Model. 60 (11), 5301-5307 (2020)
  - Multi-copy simulation (e.g. replica-exchange)
  - External electric field
- Other features require extensive porting to GPU
  - Colvars (collective variables) module



Constant energy, constant temperature (Langevin damping and stochastic rescaling), constant pressure



# Acknowledgments

- NAMD development is funded by NIH P41-GM104601
- DPC++ porting is funded in part by Intel



NIH Center for Macromolecular Modeling and Bioinformatics Beckman Institute, University of Illinois at Urbana-Champaign (2018)



• GPU programming team: Julio Maia (AMD); David Clark (NVIDIA); Tareq Malas (Intel); Jaemin Choi, John Stone (UIUC)

