Live Webcast 15th Annual Charm++ Workshop

-->

PPL/Charm++ at SC17

Topology Aware Task Mapping
Encyclopedia of Parallel Computing 2011
Publication Type: Paper
Repository URL: papers/EncyParComp
Abstract
Processors in modern supercomputers are connected together using a variety of interconnect topologies: meshes, tori, fat-trees and others. Increasing size of the interconnect leads to an increased sharing of resources (network links and switches) among messages and hence network contention. This can potentially lead to significant performance degradation for certain classes of parallel applications. Sharing of links can be avoided by minimizing the distance traveled by messages on the network. This is achieved by mapping communicating objects or tasks on nearby physical processors on the network topology and is referred to as topology aware task mapping. Topology aware mapping is a technique to minimize communication traffic over the network and hence optimize performance of parallel programs. It is becoming increasingly relevant for obtaining good performance on current supercomputers.
TextRef
Abhinav Bhatele, Topology Aware Task Mapping, Encyclopedia of Parallel Computing, David Padua, Ed., 2011 (to appear)
People
Research Areas