

# Preparing for Extreme Heterogeneity in High Performance Computing

Jeffrey S. Vetter

*With many contributions from FTG Group and Colleagues*

18th Annual Workshop on Charm++ and its Applications  
October 20, 2020  
University of Illinois at Urbana-Champaign (Virtual)

ORNL is managed by UT-Battelle, LLC for the US Department of Energy



<http://ft.ornl.gov>

[vetter@computer.org](mailto:vetter@computer.org)



U.S. DEPARTMENT OF  
**ENERGY**

# Highlights

## Recent trends in computing paint an ambiguous future for architectures

- Contemporary systems provide evidence that power constraints are driving architectures to change rapidly
- Multiple architectural dimensions are being (dramatically) redesigned: Processors, node design, memory systems, I/O
- **Entering an era of Extreme Heterogeneity**
- **Complexity is our main challenge**

## Applications and software systems are all reaching a state of crisis

- Applications will not be functionally or performance portable across architectures
- Programming and operating systems need major redesign to address these architectural changes
- Procurements, acceptance testing, and operations of today's new platforms depend on performance prediction and benchmarking.
- **This is a crisis!**

## Programming systems must provide performance portability (beyond functional portability)!!

- Strive for 'Write once, run anywhere'
- Descriptive models of parallelism and data movement
- Introspective runtime systems
- Layered, modular, open source approaches required
- **Examples**
  - **ECP investments in LLVM**
    - **FORTRAN with GPU offloading**
  - **Programming FPGAs**
    - **Without Verilog**
  - **Memory systems are changing too**
    - **Language support for NVM**

Time for a short poll...

# History (circa 2010)

Q: Think back 10 years. How many of you would have predicted that many of our top HPC systems would be heterogeneous (GPU-based) architectures?

Yes

No

Revisionists 😊

# Future (circa 2030)

Q: Think forward 10 years. How many of you predict that our top 100 HPC systems will have the following architectural features?

*Assume general purpose multicore CPU*

GPU

FPGA/Reconfigurable processor

Neuromorphic processor

Deep learning processor

Quantum processor

RISC-V processor

Some new unknown processor

All/some of the above in one SoC

# Implications for Science Applications Teams

Q: Now, imagine you are building a new application with an expected ~3M LOC and 20 team members over the next 10 years. What on-node programming model/system do you use to future-proof your app?

Assume C and C++ (?)

Fortran XX

Metaprogramming, DSEL, etc (e.g., AMP, Kokkos, RAJA, SYCL)

CUDA, cu\*\*\*, HIP, OpenCL

Directives: OpenMP, OpenACC

Python, Julia, Rust, R, Matlab, etc

Domain Specific Language (e.g., Claw, Hallide, PySL) or Domain Specific Framework (e.g., Petsc, AMReX)

Legion, Charm++, HPX, etc

Some new unknown programming approach

Some combination of the above

# Motivating Trends

# Foundries' Sales Show Hard Times Continuing

Peter Clarke **SEMICONDUCTOR ENGINEERING**  
 5/23/2016 09:33 P  
 2 comments

**Uncertainty Grows For 5nm, 3nm**

LONDON—Taiwan semiconductor sales market slow down  
 Both companies a those they achieve an annual basis in TSMC and UMC a  
 eetasia.com



## Samsung to Invest \$115 Billion in Foundry & Chip Businesses by 2030

### GlobalFoundries Forfeit 7nm Manufacturing - EE Times Asia

Intel's 10nm Is Broken, Delayed Until 2019  
 by Paul Alcorn April 26, 2018 at 6:30 PM  
 37 COMMENTS

### GlobalFoundries Selling ASIC Business to Marvell

By Dylan McGrath, 05.20.19 1

### Another Step Toward the End of Moore's Law

Samsung and TSMC move to

Number of Foundries with a Cutting Edge Logic Fab

SiTerra	X-FAB	Dongbu HiTek	ADI	Atmel	Rohm	Sanyo	Mitsubishi	ON	Hitachi	Cypress	Sony	Infineon	Sharp	Freescale	Renesas (NEC)	SMIC	Toshiba	Fujitsu	TI	sonic	TM	MC	BM	foundries	amsung	SMC	intel	nm
			ADI	Atmel	Rohm	Sanyo	Mitsubishi	ON	Hitachi	Cypress	Sony	Infineon	Sharp	Freescale	Renesas	SMIC	Toshiba	Fujitsu	TI	Panasonic	STM	UMC	IBM	GF	Samsung	TSMC	Intel	45 nm/40 nm
																				Panasonic	STM	UMC	IBM	GF	Samsung	TSMC	Intel	32 nm/28 nm
																												22 nm/20 nm
																												16 nm/14 nm
																												10 nm
																												7 nm
																												5 nm

13 Dec 2019 | 20:20 GMT

### TSMC's 5-Nanometer Process on Track for First Half of 2020

Devices are 15 percent faster, 30 percent more energy efficient


By Samuel K. Moore

Photo: Taiwan Semiconductor Manufacturing Co.

The performance enhancement achieved by TSMC's new 5-nanometer process is partly due to the inclusion of a "high-mobility channel." How is it created? TSMC wouldn't reveal.

### US Government's Aurora Supercomputer Delayed Due to Intel's 7nm Setback

By Anton Shilov 18 days ago  
 Intel-powered exascale supercomputer will come online later than expected.



Comments (7)



# Business climate reflects this uncertainty, cost, complexity, consolidation

designlines WIRELESS & NETWORKING

Blog

IC Merc

Dylan McGr

12/2/2015 10:1

1 comments

Like 10

With the ann

PMC-Sierra,

acquisitions

The wave of

semiconduct

designlines AUTOMOTIVE

News & Analysis

## Foundries' Sales Show Hard Times Continuing

Peter Clarke

5/23/2016 09:33 PM EDT

2 comments

## Intel to acquire Altera for \$54 a share

## Avago Agrees to Buy Broadcom for \$37 Billion

By MICHAEL J. de la MERCED and CHAD BRAY MAY 28, 2015



## Qualcomm to Acquire NXP Semiconductors for \$38.5 Billion

By CHAD BRAY and QUENTIN HARDY OCT. 27, 2018

## In Intel's Arduous Journey to 10 nm, Moore's Law Comes Up Short

Dairis Latimer, Technical Advisor, Red Oak Consulting | August 30, 2018 11:53 CEST

## SANDISK COMPLETES ACQUISITION OF FUSION IO

With a facing itself

JUL 22 2014

## Western Digital Now A Storage Powerhouse With SanDisk Acquisition

Storage solutions, today of flash-based PCIe datacenters. go-to-market talent of president solutions in

SEMICONDUCTOR ENGINEERING

Home > Manufacturing, Design & Test > Uncertainty Grows For 5nm, 3nm

MANUFACTURING, DESIGN & TEST

## Uncertainty Grows For 5nm, 3nm

797 74

Nanosheets and nanowire FETs under development costs are skyrocketing. New packaging options could provide an alternative.

DECEMBER 19TH, 2016 - BY: MARK LAPEDUS

As several processes, for 5nm are speed ahead.

TSMC receive at a cost of manufacture out in 2021 including looking at:

Both 5nm challenges are murky, are alike.

Regardless chipmaker complexity of course, 10nm in the production sources. In sources said is extending

designlines SoC

News & Analysis

## TSMC Grows Share of Foundry Business

Repercussions of Samsung's buy

Alan Patterson

10/13/2016 09:38 AM EDT

Post a comment

20 G+

TAIPEI — Taiwan Semiconductor Manufacturing increased its share of the foundry business to on better than expected demand for smartphone quarter.

"In the third quarter, we gained market share technology nodes," according to TSMC Co-CEO speaking at a Taipei event to announce the c

#BUSINESS NEWS NOVEMBER 19, 2017 / 7:57 PM / UPDATED 21 MINUTES AGO

## Marvell Technology to buy rival chipmaker Cavium for \$6 billion

Marvell Technology Co. has agreed to buy Cavium Inc. (CAVM) for \$6 billion in cash. The deal is expected to close in the first quarter of 2018. Cavium is a leading provider of silicon IP and SoC solutions for mobile devices, servers and data centers.

Press Release

## Nvidia To Acquire Chip Designer Arm Holdings From SoftBank for as Much as \$40 Billion

Published: Sept. 21, 2020 at 1:52 p.m. ET

f t in

The MarketWatch News Department was not involved in the creation of this content.

## Tech giant ARM Holdings sold to Japanese firm for £24bn

## SoftBank to sell 25% of Arm to Saudi-backed fund

Britain's largest tech firm, which is the largest tech company into \$100bn Vision Fund deal including UK jobs guaranteed

EXCLUSIVE

## Amazon Is Becoming an AI Chip Maker, Speeding Alexa Responses

By Aaron Tilley Feb. 12, 2018 7:00 AM PST · Comments by Yonatan Raz



## Nvidia Wins Mellanox Stakes for \$6.9 Billion

By Doug Black

March 11, 2019

The long GPU chip performance reported

Reports Nvidia has Broadcom


## AMD Is Said in Talks to Buy Rival Xilinx in \$30 Billion Deal

By Ian King

October 8, 2020, 9:25 PM EDT Updated on October 9, 2020, 10:27 AM EDT

- ▶ A takeover of Xilinx could be valued at about \$30 billion
- ▶ AMD would gain a bigger foothold in 5G and AI markets

LIVE ON BLOOMBERG Watch Live TV Listen to Live Radio



## Toshiba to sell 'minority stake' in chip business to Western Digital


In April/June 2016, Toshiba had a 20.4% share in global NAND flash memory

TOM SIMONITE BUSINESS 11.27.18 08:12 PM

## NEW AT AMAZON: ITS OWN CHIPS FOR CLOUD COMPUTING



# Sixth Wave of Computing



<http://www.kurzweilai.net/exponential-growth-of-computing>

# Predictions for Transition Period

## Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

## Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

## Emerging Technologies

- Investigate new computational paradigms
  - Quantum
  - Neuromorphic
  - Advanced Digital
  - Emerging Memory Devices

# Predictions for Transition Period

## Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

## Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

## Emerging Technologies

- Investigate new computational paradigms
  - Quantum
  - Neuromorphic
  - Advanced Digital
  - Emerging Memory Devices

# Predictions for Transition Period

## Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

## Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

## Emerging Technologies


- Investigate new computational paradigms
  - Quantum
  - Neuromorphic
  - Advanced Digital
  - Emerging Memory Devices

# Quantum computing: Qubit design and fabrication have made recent progress but still face challenges

Science 354, 1091 (2016) – 2 December

## A bit of the action

In the race to build a quantum computer, companies are pursuing many types of quantum bits, or qubits, each with its own strengths and weaknesses.



### Superconducting loops

A resistance-free current oscillates back and forth around a circuit loop. An injected microwave signal excites the current into superposition states.

**Longevity** (seconds)  
0.00005

**Logic success rate**  
99.4%

**Number entangled**  
9

#### Company support


Google, IBM, Quantum Circuits

#### Pros

Fast working. Build on existing semiconductor industry.

#### Cons

Collapse easily and must be kept cold.



### Trapped ions

Electrically charged atoms, or ions, have quantum energies that depend on the location of electrons. Tuned lasers cool and trap the ions, and put them in superposition states.

>1000


99.9%

14

ionQ

Very stable. Highest achieved gate fidelities.

Slow operation. Many lasers are needed.



### Silicon quantum dots

These "artificial atoms" are made by adding an electron to a small piece of pure silicon. Microwaves control the electron's quantum state.

0.03


~99%

2

Intel

Stable. Build on existing semiconductor industry.

Only a few entangled. Must be kept cold.



### Topological qubits

Quasiparticles can be seen in the behavior of electrons channeled through semiconductor structures. Their braided paths can encode quantum information.

N/A


N/A

N/A

Microsoft, Bell Labs

Greatly reduce errors.

Existence not yet confirmed.



### Diamond vacancies

A nitrogen atom and a vacancy add an electron to a diamond lattice. Its quantum spin state, along with those of nearby carbon nuclei, can be controlled with light.

10

99.2%

6

Quantum Diamond Technologies

Can operate at room temperature.

Difficult to entangle.

**Note:** Longevity is the record coherence time for a single qubit superposition state, logic success rate is the highest reported gate fidelity for logic operations on two qubits, and number entangled is the maximum number of qubits entangled and capable of performing two-qubit operations.





FIGURE 7.4 An illustration of potential milestones of progress in quantum computing. The arrangement of milestones corresponds to the order in which the committee thinks they are likely to be achieved; however, it is possible that some will not be achieved, or that they will not be achieved in the order indicated.

# Fun Question: when was the field effect transistor patented?

## Lilienfeld patents field effect transistor, October 8, 1926


Jessica MacNeil -October 08, 2018

6 Comments

On this day in tech history, JE Lilienfeld filed a patent for a three-electrode structure using copper-sulfide semiconductor material, known today as a field-effect transistor.

Lilienfeld's patent for a "method and apparatus for controlling electric currents" was granted on January 28, 1930.

According to the patent, his invention was for the flow of electric current between two terminals of a conducting solid by establishing a third potential electrode to control the amplification of oscillating currents like those of a vacuum tube.



**Moral of this story**  
It may take decades for a new technology to be manufacturable, economical, and usable, if ever.

Google Patents lilienfeld controlling electric curre 1 of 25

← Back to results controlling; electric; currents; Assignee: lilienfeld;

### Method and apparatus for controlling electric currents

Images (1)

**US1745175A**  
United States

Download PDF Find Prior Art Similar

Inventor: Lilienfeld Julius Edgar

Worldwide applications  
1925 · CA 1926 · US

Application US140363A events ©

- 1925-10-22 · Priority to CA272437T
- 1926-10-08 · Application filed by Lilienfeld Julius Edgar
- 1930-01-28 · Application granted
- 1930-01-28 · Publication of US1745175A
- 1947-01-28 · Anticipated expiration
- 2020-02-16 · Application status is Expired - Lifetime

junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor

- H01L29/78681 Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising AIIIBV or AIIBVI or AIVBVI semiconductor materials, or Se or Te

# Predictions for Transition Period

## Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

## Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

## Emerging Technologies

- Investigate new computational paradigms
  - Quantum
  - Neuromorphic
  - Advanced Digital
  - Emerging Memory Devices



# Various Markets already Experiencing these Architectural Trends

## Qualcomm 855 SoC (SM8510P) Snapdragon™

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group

**Adreno 640**  
Snapdragon X24 modem  
Wi-Fi/BT/Location  
Spectra 360  
Security

**Kyro 485 (8-ARM Prime+Big/Little Cores)**

Core	A78	A78	A78	A78	A78	A78
Prime Core	3.0GHz	2.8GHz	2.6GHz	2.4GHz	2.2GHz	2.0GHz

**Hexagon 690 (DSP + AI)**

- Quad threaded Scalar Core
- DSP + 4 Hexagon Vector Accelerators
- New Tensor Accelerator for AI
- Apps: AI, Voice Assistance, AV codecs

**Adreno 640**

- Vulkan, OpenGL, OpenGL ES 3.1
- Apps: HDR10+, HEVC, Dolby, etc
- Enables 8k-360° VR video playback
- 20% faster compared to Adreno 630

**Connectivity (5G)**

- Snapdragon X24 LTE (855 built-in) modem
- Snapdragon X50 5G (external) modem
- Qualcomm Wi-Fi 6-ready mobile platform 802.11ac Wave 2, 802.11ay, 802.11ax
- Qualcomm 60 GHz Wi-Fi mobile platform 802.11ad
- Bluetooth Version: 5.0
- Bluetooth Speed: 2 Mbps
- High accuracy location with dual-frequency


**Spectra 360 ISP**

- New dedicated Image Signal Processor
- Dual 14-bit CV-ISP; 48MP @ 30fps
- Hardware CV for object detection, tracking
- 6DoF XR Body tracking, H265, 4K60

## NVIDIA Jetson AGX Xavier SoC

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group

- NVIDIA Jetson AGX Xavier:
- High-performance system on a chip for autonomous machines
- Heterogeneous SoC contains:
  - Eight-core 64-bit ARMv8.2 CPU cluster (Carmel)
  - 1.4 CUDA TFLOPS (FP32) GPU with additional inference optimizations (Volta)
  - 11.4 DL TOPS (INT8) Deep learning accelerator (NVDLA)
  - 1.7 CV TOPS (INT8) 7-slot VLIW dual-processor Vision accelerator (PVA)
  - A set of multimedia accelerators (stereo, LDC, optical flow)
- Provides researchers access to advanced high-performance SOC environment



### AI Chip Landscape

V0.7 Dec., 2019

MLPerf results available | AI-Benchmark results available

Tech Giants/System	IC Vendor/Fabless	Startup in China	Startup Worldwide	IP/Design Service
<ul style="list-style-type: none"> <li>Google</li> <li>Microsoft</li> <li>Facebook</li> <li>AWS</li> <li>Apple</li> <li>IBM</li> <li>Alibaba Group</li> <li>Huawei</li> <li>Baidu</li> <li>Tencent</li> <li>Hewlett Pack Enterprise</li> <li>Fujitsu</li> <li>Dell</li> <li>inspur</li> <li>Western Digital</li> <li>Nokia</li> <li>LG</li> </ul>	<ul style="list-style-type: none"> <li>Intel</li> <li>Samsung</li> <li>NVIDIA</li> <li>Qualcomm</li> <li>AMD</li> <li>Xilinx</li> <li>MediaTek</li> <li>Unisoc</li> <li>Rockchip</li> <li>HiSilicon</li> <li>Automated Driving</li> <li>Renesas</li> <li>Toshiba</li> <li>ST</li> </ul>	<ul style="list-style-type: none"> <li>Cambion</li> <li>BITMAIN</li> <li>Intel Jetson</li> <li>Artoson</li> <li>Volterra</li> <li>Entlame</li> <li>ChipsIntelli</li> <li>AIPEECH</li> </ul>	<ul style="list-style-type: none"> <li>Graphcore</li> <li>SambaNova</li> <li> Habana</li> <li>blaze</li> <li>KALRAY</li> <li>groq</li> <li>Tachyum</li> <li>PEZY Computing</li> <li>Eta Compute</li> <li>GREEN WAVES</li> </ul>	<ul style="list-style-type: none"> <li>arm</li> <li>SYNOPSYS</li> <li>Imagination</li> <li>CEVA</li> <li>cadence</li> <li>SiFive</li> <li>ARTERIS IP</li> <li>Design service with in-house IP</li> <li>VLSI</li> <li>BROADCOM</li> <li>GUC</li> <li>AIChip</li> <li>FARADAY</li> <li>teSilicon</li> </ul>


Compilers: TensorFlow, MLIR, GLOW, TVM, OctoML, NVIDIA TensorRT, PicoML, nGraph, ONNC, Tiramisu Compiler, The Tensor Algebra Compiler (taco)

Benchmarks: MLPerf, AI-Benchmark, AI Matrix, DAWN Bench, MLMark

More at <https://basicml.github.io/AI-Chip/>

All information contained within this infographic is gathered from the internet and periodically updated, no guarantee is given that the information provided is correct, complete, and up-to-date.

# DOE HPC Roadmap to Exascale Systems



# Future -> Open Source Hardware Enables a Rapid Design of Specialized Chips and Effectively Mass Customization



## RISC-V Ecosystem

### Open-source software:

Gcc, binutils, glibc, Linux, BSD, LLVM, QEMU, FreeRTOS, ZephyrOS, LiteOS, SylixOS, ...

### Commercial software:

Lauterbach, Segger, Micrium, ExpressLogic, ...

### Software



ISA specification

### Hardware

#### Open-source cores:

Rocket, BOOM, RI5CY, Ariane, PicoRV32, Piccolo, SCR1, Hummingbird, ...


#### Commercial cores:

Andes, Bluespec, Codaip, Cortus, Nuclei, SiFive, ...



### IDEA/POSH End State – A Universal Hardware Compiler

```
$ git clone https://github.com/darpa/idea
$ git clone https://github.com/darpa/posh
$ cd posh
$ make soc42
```




Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)

23

### Open-source computing

## A new blueprint for microprocessors challenges the industry's giants

RISC-V is an alternative to proprietary designs



Print edition | Science and technology >  
Oct 3rd 2019



**M**OST MICROPROCESSORS—the chips that do the grunt work in computers—are built around designs, known as instruction-set architectures (ISAs), which are owned either by Intel, an American giant, or by Arm, a Japanese one. Intel's ISAs power desktop computers, servers and laptops. Arm's power phones, watches and other mobile devices. Together, these two firms dominate the market. Almost every one of the 5.1bn mobile phones on the planet, for example, relies on an Arm-designed ISA. The past year, however, has seen a boomlet in chips made using an ISA called RISC-V. If boomlet becomes boom, it may change the chip industry dramatically, to the detriment of Arm and Intel, because unlike the ISAs from those two firms, which are proprietary, RISC-V is available to anyone, anywhere, and is free.

An ISA is a standardised description of how a chip works at the most basic level, and instructions for writing software to run on it. To draw an analogy, a house might have two floors or three, five bedrooms or six, one bathroom or two. That is up to the architect. An ISA, however, is the equivalent of insisting that the same sorts of electrical sockets and water inlets and outlets be put in the same places in every appropriate room, so that an electrician or a plumber can find them instantly and carry the correct kit to connect to them.

# Take away message →


## During this Sixth Wave transition, Complexity is our major challenge!

### Architecture

- How do we design future systems so that they are better than current systems on important applications?
- Simulation and modeling are more difficult
- Entirely possible that the new system will be slower than the old system!
- Expect 'disaster' procurements

### Programmability

- How do we design applications with some level of performance portability?
- Software lasts much longer than transient hardware platforms
- Proper abstractions for flexibility and efficiency
- Adapt or die



# Implication for Applications and Software → Explosion of (incomplete) Programming Systems →

## Programming Models

- OpenMP
- OpenMP Offload
- OpenACC
- SYCL
- DPC++
- HIP
- CUDA
- OpenCL
- Kokkos
- Raja
- *Many others...*

## Implementations (SYCL Example)




Fig. 1: Current SYCL implementations and their corresponding API backends.

Inconsistent: feature support, performance, tools ecosystem

# Software Strategies for Extreme Heterogeneity



# Strategies for Programming Systems in this Era of Rapidly Designed, Diverse Architectures

## Goals

- Strive for 'Write one, run anywhere'
- Descriptive models of parallelism and data movement that enable effective code generation
- Introspective runtime systems
- Layered, modular, open source approaches required
  - One organization can't do it all

## Examples

- Contributing to LLVM
  - FORTRAN with GPU offloading
- Programming FPGAs
  - Without Verilog
- Memory systems are changing too
  - Language support for NVM

# Contributing to LLVM



# The three technical areas in ECP have the necessary components to meet national goals

Performant mission and science applications @ scale

Foster application development

Ease of use

Diverse architectures

HPC leadership

Application Development (AD)

Develop and enhance the predictive capability of applications critical to the DOE

Software Technology (ST)

Produce expanded and vertically integrated software stack to achieve full potential of exascale computing

Hardware and Integration (HI)

Integrated delivery of ECP products on targeted systems at leading DOE computing facilities

25 applications ranging from national security, to energy, earth systems, economic security, materials, and data

80+ unique software products spanning programming models and run times, math libraries, data and visualization

6 vendors supported by PathForward focused on memory, node, connectivity advancements; deployment to facilities

# ECP is Improving the LLVM Compiler Ecosystem




LLVM	+SOLLVE	+PROTEAS-TUNE	+FLANG	+HPCToolkit	+ATDM	Vendors
<ul style="list-style-type: none"><li>• Very popular open source compiler infrastructure</li><li>• Easily extensible</li><li>• Widely used and contributed to in industry</li><li>• Permissive license</li><li>• Used for heterogeneous computing</li></ul>	<ul style="list-style-type: none"><li>• Enhancing the implementation of OpenMP in LLVM</li><li>• Unified memory</li><li>• OMP Optimizations</li><li>• Prototype OMP features for LLVM</li><li>• OMP test suite</li><li>• Tracking OMP implementation quality</li></ul>	<ul style="list-style-type: none"><li>• Core optimization improvements to LLVM</li><li>• OpenACC capability for LLVM<ul style="list-style-type: none"><li>• Clacc</li><li>• Flacc</li></ul></li><li>• Autotuning for OpenACC and OpenMP in LLVM</li><li>• Integration with Tau performance tools</li></ul>	<ul style="list-style-type: none"><li>• Developing an open-source, production Fortran frontend</li><li>• Upstream to LLVM public release</li><li>• Support for OpenMP and OpenACC</li><li>• Recently approved by LLVM</li></ul>	<ul style="list-style-type: none"><li>• Improvements to OpenMP profiling interface OMPT</li><li>• OMPT specification improvements</li><li>• Refine HPCT for OMPT improvements</li></ul>	<ul style="list-style-type: none"><li>• Enhancing LLVM to optimize template expansion for FlexCSI, Kokkos, RAJA, etc.</li><li>• Flang testing and evaluation</li></ul>	<ul style="list-style-type: none"><li>• Increasing dependence on LLVM</li><li>• Collaborations with many vendors using LLVM<ul style="list-style-type: none"><li>• AMD</li><li>• ARM</li><li>• Cray</li><li>• HPE</li><li>• IBM</li><li>• Intel</li><li>• NVIDIA</li></ul></li></ul>

Active involvement with broad LLVM community: LLVM Dev, EuroLLVM

<https://github.com/llvm-doe-org/llvm-project>


# Leveraging LLVM Ecosystem to Meet a Critical ECP (community) need : FORTRAN

- Fortran support continues to be an ongoing requirement
- Flang project started in NNSA funding NVIDIA/PGI to open source compiler front-end into LLVM ecosystem
- SOLLVE is improving OpenMP dialect, implementation, and core optimizations
- PROTEAS-TUNE is creating OpenACC dialect and improving MLIR
- ECP projects are contributing many changes upstream to LLVM core, MLIR, etc
- Many others are contributing: backends for processors, optimizations in toolchain, ...
  - Google contributed MLIR



# PROTEAS-TUNE: Clacc – OpenACC in Clang/LLVM

- Develop production-quality, standard-conforming traditional OpenACC compiler and runtime support by extending Clang and LLVM
  - Build on existing OpenMP infrastructure
- Enable research and development of source-level OpenACC tools
  - Design compiler to leverage Clang/LLVM ecosystem extensibility
  - E.g., Pretty printers, analyzers, lint tools, and debugger and editor extensions
- Actively contribute improvements to the OpenACC specification
- Actively contribute upstream all Clang and LLVM improvements that are mutually beneficial
  - Many contributions are already in LLVM
- Open-source with multiple collaborators (vendors, universities)



# Programming FPGAs with OpenACC

# Challenges in FPGA Computing

- Programmability and Portability Issues
  - Best performance for FPGAs requires writing Hardware Description Languages (HDLs) such as VHDL and Verilog; too complex and low-level
    - HDL requires substantial knowledge on hardware (digital circuits).
    - Programmers must think in terms of a state machine.
    - HDL programming is a kind of digital circuit design.
  - High-Level Synthesis (HLS) to provide better FPGA programmability
    - SRC platforms, Handel-C, Impulse C-to-FPGA compiler, Xilinx Vivado (AutoPilot), FCUDA, etc.
    - None of these use a portable, open standard.




# Standard, Portable Programming Models for Heterogeneous Computing

- OpenCL
  - Open standard portable across diverse heterogeneous platforms (e.g., CPUs, GPUs, DSPs, Xeon Phi, FPGAs, etc.)
  - Much higher than HDL, but still complex for typical programmers.
- Directive-based accelerator programming models
  - OpenACC, OpenMP4, etc.
  - Provide higher abstraction than OpenCL.
  - Most of existing OpenACC/OpenMP4 compilers target only specific architectures; none supports FPGAs.

# Directive-based Strategy with OpenARC: Open Accelerator Research Compiler

- Open-Sourced, High-Level Intermediate Representation (HIR)-Based, Extensible Compiler Framework.
  - Perform source-to-source translation from OpenACC C to target accelerator models.
    - Support full features of OpenACC V1.0 (+ array reductions and function calls)
    - Support both CUDA and OpenCL as target accelerator models
  - Provide common runtime APIs for various back-ends
  - Can be used as a research framework for various study on directive-based accelerator computing.
    - Built on top of Cetus compiler framework, equipped with various advanced analysis/transformation passes and built-in tuning tools.
    - OpenARC's IR provides an AST-like syntactic view of the source program, easy to understand, access, and transform the input program.






# FPGAs | Approach

- Design and implement an OpenACC-to-FPGA translation framework, which is the first work to use a standard and portable directive-based, high-level programming system for FPGAs.
- Propose FPGA-specific optimizations and novel pragma extensions to improve performance.
- Evaluate the functional and performance portability of the framework across diverse architectures (Altera FPGA, NVIDIA GPU, AMD GPU, and Intel Xeon Phi).

# Baseline Translation of OpenACC-to-FPGA


- Use OpenCL as the output model and the Altera Offline Compiler (AOC) as its backend compiler.
- Translates the input OpenACC program into a host code containing HeteroIR constructs and device-specific kernel codes.
  - Use the same HeteroIR runtime system of the existing OpenCL backends, except for the device initialization.
  - Reuse most of compiler passes for kernel generation.

# FPGA OpenCL Architecture




# Kernel-Pipelining Transformation Optimization

- Kernel execution model in OpenACC
  - Device kernels can communicate with each other only through the device global memory.
  - Synchronizations between kernels are at the granularity of a kernel execution.
- Altera OpenCL channels
  - Allows passing data between kernels and synchronizing kernels with high efficiency and low latency



Kernel communications through global memory in OpenACC



Kernel communications with Altera channels



# Kernel-Pipelining Transformation Optimization (2)

(a) Input OpenACC code

```
#pragma acc data copyin (a) create (b) copyout (c)
{
  #pragma acc kernels loop gang worker present (a, b)
  for(i=0; i<N; i++) { b[i] = a[i]*a[i]; }
  #pragma acc kernels loop gang worker present (b, c)
  for(i=0; i<N; i++) {c[i] = b[i]; }
}
```

(b) Altera OpenCL code with channels


```
channel float pipe_b;
__kernel void kernel1(__global float* a) {
  int i = get_global_id(0);
  write_channel_altera(pipe_b, a[i]*a[i]);
}
__kernel void kernel2(__global float* c) {
  int i = get_global_id(0);
  c[i] = read_channel_altera(pipe_b);
}
```



# Kernel-Pipelining Transformation Optimization (3)

(a) Input OpenACC code

```
#pragma acc data copyin (a) create (b) copyout (c)
{
  #pragma acc kernels loop gang worker present (a, b)
  for(i=0; i<N; i++) { b[i] = a[i]*a[i]; }
  #pragma acc kernels loop gang worker present (b, c)
  for(i=0; i<N; i++) {c[i] = b[i]; }
}
```




Kernel-pipelining transformation

Valid under specific conditions




(c) Modified OpenACC code for kernel-pipelining

```
#pragma acc data copyin (a) pipe (b) copyout (c)
{
  #pragma acc kernels loop gang worker pipeout (b) present (a)
  For(i=0; i<N; i++) { b[i] = a[i]*a[i]; }
  #pragma acc kernels loop gang worker pipein (b) present (c)
  For(i=0; i<N; i++) {c[i] = b[i];}
}
```




# FPGA-specific Optimizations

- Single work-item
- Collapse
- Reduction
- Sliding window
- (Branch-variant code motion)
- (Custom unrolling)



# Overall Performance of OpenARC FPGA Evaluation



FPGAs prefer applications with deep execution pipelines (e.g., FFT-1D and FFT-2D), performing much higher than other accelerators.

For traditional HPC applications with abundant parallel floating-point operations, it seems to be difficult for FPGAs to beat the performance of other accelerators, even though FPGAs can be much more power-efficient.

- Tested FPGA does not contain dedicated, embedded floating-point cores, while others have fully-optimized floating-point computation units.


Current and upcoming high-end FPGAs are equipped with hardened floating-point operators, whose performance will be comparable to other accelerators, while remaining power-efficient.



# Emerging Memory Systems



# Memory Hierarchy is Specializing too



# NVRAM Technology Continues to Improve – Driven by Broad Market Forces



designlines MEMORY

Blog

## First Look at Samsung's 48L 3D V-NAND Flash

Kevin Gibb, Product Line Manager at TechInsights

4/6/2016 04:40 PM EDT  
9 comments post a comment

Like 16 Tweet in Share

The highly anticipated Samsung memory is out in the market, first look.

Samsung had announced its 256-bit V-NAND as the successor to its 48-layer 3D V-NAND as it would be used in a variety of solid state drives (SSD), and would be on the market in early 2016. True to their word, we managed to find them in their 2 TB capacity, mSATA, T3 portable SSD. Figure 1.

tom's HARDWARE PRODUCT REVIEWS NEWS DEALS FORUM

## Samsung's 10-Year Plan Starts With 128TB QLC SSD, 960

### Successor

by Chris Ramseyer August 8, 2017 at 12:30 PM

Like 8 Tweet in Share

22 COMMENTS

designlines WIRELESS & NETWORK

Slideshow

## Facebook Likes Intel's 3D XPoint

Google joins open hardware effort

Rick Merritt

May 18, 2016

## IBM Puts 3D XPoint on Notice with 3 Bits/Cell PCM Breakthrough

Tiffany Trader

NO RATINGS LOGIN TO RATE



IBM scientists have broken new ground in the change memory technology (PCM) that puts a XPoint technology from Intel and Micron. IBM's pre-cy paper ernatio

Original URL: [http://www.theregister.co.uk/2013/11/01/hp\\_memristor\\_2018/](http://www.theregister.co.uk/2013/11/01/hp_memristor_2018/)

## HP 100TB Memristor drives by 2018 – if you're lucky, admits tech titan Universal memory slow in coming

By Chris Mellor

Posted in Storage, 1st November 2013 02:28 GMT

Blocks and Files HP has warned *EI Reg* not to get its hopes up too high after the tech titan's CTO Martin Fink suggested StoreServ arrays could be packed with 100TB Memristor drives come 2018.

In five years, according to Fink, DRAM and NAND of the technologies: process shrinks will come to off a cliff as a side effect of reducing the size of

The HP answer to this scaling wall is Memristor, to have DRAM-like speed and better-than-NAND in Las Vegas that Memristor devices will be read also showed off a Memristor wafer, adding that it

designlines MEMORY

News & Analysis


## Samsung Debuts 3D XPoint Killer 3D NAND variant stakes out high-end SSDs

Rick Merritt

8/11/2016 00:01 AM EDT  
5 comments

Like 56 Tweet in Share 212 G+ 4

NO RATINGS 1 saves LOGIN TO RATE



SANTA CLARA, Calif. – Samsung lobbed a new variant of its 3D

## Memory Forecast to Account for 53% of Semiconductor Capex


By Dylan McGrath, 08.29.18

Share Post Share on Facebook Share on Twitter G+ in

SAN FRANCISCO — Capital spending for memory chips is expected to account for 53% of the industry capex of \$102 billion this year, nearly twice the percentage that memory accounted for five years ago, according to market research firm IC Insights.

With all NAND flash vendors ramping up 3D NAND capacity, NAND-related capital expenditure is forecast to total more than \$51 billion, 51% of the semiconductor industry total, according to the latest edition of IC Insights' McClean Report. The total for NAND capex would represent an increase of 13% over 2017, when NAND flash capex grew by 91%.

Meanwhile, the report forecasts that capital spending for DRAM and SRAM will increase in any other industry segment, growing 41% in 2018 after an 82% increase last year. DRAM capex is expected to total \$22.9 billion, 22% of the industry-wide total, according to the



ars TECHNICA BIZ & IT TECH SCIENCE POLICY CARS GAMING & CULTURE

## Intel at last announces Optane memory: DDR4 that never forgets

New memory offers huge capacities and persistence, but fits in a DDR4 slot.

PETER BRIGHT - 5/30/2018, 8:45 PM



Twitter



SanDisk 1TB Extreme UHS-I ... \$449.99 B&H Photo

chip technology has since structure for NAND mentation of its door to is offering to ice that reduces out 2¢ per

## SanDisk and Micron Jointly Announce Changing 3D XPoint Memory Technology

46 PM 7,391 VIEWS



[http://www.eetasia.com/STATIC/ARTICLE\\_IMAGES/201212](http://www.eetasia.com/STATIC/ARTICLE_IMAGES/201212)

# Language support for NVM: NVL-C - extending C to support NVM

# Design Goals: Familiar programming interface


```
#include <nvl.h>
struct list {
    int value;
    nvl struct list *next;
};
void add(int k, nvl struct list *after) {
    nvl struct list *node
        = nvl_alloc_nv(heap, 1, struct list);
    node->value = k;
    node->next  = after->next;
    after->next = node;
}
```

- Small set of C language extensions:
  - Header file
  - Type qualifiers
  - Library API
  - Pragmas
- Existing memory interfaces remain:
  - NVL-C is a superset of C
  - Unqualified types as specified by C
  - Local/global variables stored in volatile memory (DRAM or registers)
  - Use existing C standard libraries for HDD

# Design Goals: Avoiding persistent data corruption

- New categories of pointer bugs:
  - Caused by multiple memory types:
    - E.g., pointer from NVM to volatile memory will become dangling pointer
  - Prevented at compile time or run time
- Automatic reference counting:
  - No need to manually free
  - Avoids leaks and dangling pointers
- Transactions:
  - Avoids persistent data corruption across software and hardware failures
- High performance:
  - Performance penalty from memory management, pointer safety, and transactions
  - Compiler-based optimizations
  - Programmer-specified hints

# Design Goals: Modular implementation



- Core is common compiler middle-end
- Multiple compiler front ends for multiple high-level languages:
  - For now, just OpenARC for NVL-C
- Multiple runtime implementations:
  - For now, just Intel's pmem (pmembj)

# NVL-C: Programming Model

- Minimal, familiar, programming interface:
  - Minimal C language extensions.
  - App can still use DRAM
- Pointer safety:
  - Persistence creates new categories of pointer bugs
  - Best to enforce pointer safety constraints at compile time rather than run time
- Transactions:
  - Prevent corruption of persistent memory in case of application or system failure
- Language extensions enable:
  - Compile-time safety constraints
  - NVM-related compiler analyses and optimizations
- LLVM-based:
  - Core of compiler can be reused for other front ends and languages
  - Can take advantage of LLVM ecosystem

```
#include <nvl.h>
struct list {
    int value;
    nvl struct list *next;
};
void remove(int k) {
    nvl_heap_t *heap
        = nvl_open("foo.nvl");
    nvl struct list *a
        = nvl_get_root(heap, struct list);
    #pragma nvl atomic
    while (a->next != NULL) {
        if (a->next->value == k)
            a->next = a->next->next;
        else
            a = a->next;
    }
    nvl_close(heap);
}
```



# Programming Model: NVM Pointers

```
#include <nvl.h>
struct list {
    int value;
    nvl struct list *next;
};
void add(int k, nvl struct list *after) {
    struct list *node
        = malloc(sizeof(struct list));
    node->value = k;
    node->next  = after->next;
    after->next = node;
}
```


*compile-time error  
explicit cast won't help*

- **nvl** type qualifier:
  - Indicates NVM storage
  - On target type, declares NVM pointer
  - No NVM-stored local or global variable
- Stricter type safety for NVM pointers:
  - Does not affect other C types
  - Avoids persistent data corruption
  - Facilitates compiler analysis
  - Needed for automatic reference counting
  - E.g., pointer conversions involving NVM pointers are strictly prohibited


# Programming Model: Bare NVM Pointers

- NVM pointers are wide:
  - Facilitates: automatic reference counting, pointer constraints, transactions
  - NVM pointers must be decoded for target architecture's load/store
  - Bare NVM pointer = virtual address with all NVL-C metadata stripped away
- NVM pointer hoisting is important for performance:
  - Conversion to bare NVM pointer is many instructions longer than load/store
  - In tight loop, the performance penalty is severe
  - If conversion is loop-invariant, it can be hoisted
  - Currently, we implement per application with an informal NVL-C extension
  - Future work: eliminate extension and automate in compiler

# Programming Model: Accessing NVM



```
nvl_heap_t *heap =  
nvl_open("A.nvl");
```



How do we access allocations within an NVM heap?


```
nvl T *root =  
nvl_get_root(heap, T);
```

Checksum error if T is incorrect type.

Set root with `nvl_set_root`.

Before first `nvl_set_root`, `nvl_get_root` returns null.

# Programming Model: Pointer types (like Coburn et al.)



avoids dangling pointers when  
memory segments close

## Programming Model: Transactions: Purpose

- Ensures data consistency
- Handles unexpected application termination:
  - Hardware failure (e.g., power loss)
  - Application or OS failure (e.g., segmentation fault)
  - NVL-C safety constraint violation (e.g., inter-heap NV-to-NV pointer)
- Does not handle concurrent access to NVM:
  - Future work
  - Concurrency is still possible
  - Programmer must safeguard NVM data from concurrent access

# Programming Model: Transactions: Undo logs

```
#include <nvl.h>
void matmul(nvl float a[I][J],
            nvl float b[I][K],
            nvl float c[K][J],
            nvl int *i)
{
    while (*i<I) {
        #pragma nvl atomic heap(heap)
        {
            for (int j=0; j<J; ++j) {
                float sum = 0.0;
                for (int k=0; k<K; ++k)
                    sum += b[*i][k] * c[k][j];
                a[*i][j] = sum;
            }
            ++*i;
        }
    }
}
```


- Before every NVM store, transaction creates undo log to back up old data
- Undo log contains metadata plus old data being overwritten
- Problem: large overhead because an undo log is created for every element of a (every iteration of j loop)

# Programming Model: Transactions: `clobber` clause

```
#include <nvl.h>
void matmul(nvl float a[I][J],
            nvl float b[I][K],
            nvl float c[K][J],
            nvl int *i)
{
    while (*i<I) {
        #pragma nvl atomic heap(heap) \
            clobber(a[*i:1])
        {
            for (int j=0; j<J; ++j) {
                float sum = 0.0;
                for (int k=0; k<K; ++k)
                    sum += b[*i][k] * c[k][j];
                a[*i][j] = sum;
            }
            ++*i;
        }
    }
}
```

- `clobber` clause suppresses undo logs
- Durability after transaction commit is still guaranteed

# Evaluation: LULESH



- ExM = use SSD as extended DRAM
- T1 = BSR + transactions
- T2 = T1 + backup clauses
- T3 = T1 + clobber clauses
- BlockNVM = `msync` included
- ByteNVM = `msync` suppressed

- backup is important for performance
- clobber cannot be applied because old data is needed



# NVL-C Summary

- Motivated a new programming model for NVM as persistent memory
- Introduced NVL-C, a new programming system for this purpose
  - First class language construct
  - Transactions
- Described several performance optimizations for NVL-C
- Showed performance results for these optimizations on an SSD
- Working on Optane DIMMs now

# Recap

## Recent trends in computing paint an ambiguous future for architectures

- Contemporary systems provide evidence that power constraints are driving architectures to change rapidly
- Multiple architectural dimensions are being (dramatically) redesigned: Processors, node design, memory systems, I/O
- Entering an era of Extreme Heterogeneity
- Complexity is our main challenge

## Applications and software systems are all reaching a state of crisis

- Applications will not be functionally or performance portable across architectures
- Programming and operating systems need major redesign to address these architectural changes
- Procurements, acceptance testing, and operations of today's new platforms depend on performance prediction and benchmarking.
- This is a crisis!

## Programming systems must provide performance portability (beyond functional portability)!!

- Strive for 'Write once, run anywhere'
- Descriptive models of parallelism and data movement
- Introspective runtime systems
- Layered, modular, open source approaches required
- Examples
  - ECP investments in LLVM
    - FORTRAN with GPU offloading
  - Programming FPGAs
    - Without Verilog
  - Memory systems are changing too
    - Language support for NVM

## ~~Visit us~~


~~We host interns and other visitors year round~~

~~Faculty, grad, undergrad, high school, industry~~

## Jobs at ORNL

- Postdoctoral Research Associate in Computer Science
- Software Engineer
- Computer Scientist
- Visit <https://jobs.ornl.gov>

• Contact me  
[vetter@ornl.gov](mailto:vetter@ornl.gov)



# Final Report on Workshop on Extreme Heterogeneity

1. Maintaining and improving programmer productivity
  - Flexible, expressive, programming models and languages
  - Intelligent, domain-aware compilers and tools
  - Composition of disparate software components
- Managing resources intelligently
  - Automated methods using introspection and machine learning
  - Optimize for performance, energy efficiency, and availability
- Modeling & predicting performance
  - Evaluate impact of potential system designs and application mappings
  - Model-automated optimization of applications
- Enabling reproducible science despite non-determinism & asynchrony
  - Methods for validation on non-deterministic architectures
  - Detection and mitigation of pervasive faults and errors
- Facilitating Data Management, Analytics, and Workflows
  - Mapping of science workflows to heterogeneous hardware and software services
  - Adapting workflows and services to meet facility-level objectives through learning approaches

